Analysis of DRV trade-off in deep sub micron sram technology for low power

Abstract

This paper presents different Data Retention Voltage (DRV) minimization techniques of six transistors SRAM cell for its proper working in a continuous technology scaling environment and for low power applications. The paper also explains the trade-off of all the techniques to better understand the applications for which those techniques can be utilized. © IDOSI Publications, 2014.