Design of registers and memory in QCA

Abstract

In this chapter, we consider the design of sequential circuits in QCA. In particular, we presented the design of different D flip-flops and RAM cell with set and reset ability in QCA. The analysis for the proposed designs is carried out using rotated majority gate (MV3) and an efficient 5-input majority gate (MV5). © Springer Nature Singapore Pte Ltd 2020.