Simulation Study and Comparative Analysis of Some TFET Structures with a Novel Partial-Ground-Plane (PGP) Based TFET on SELBOX Structure

Abstract

This paper proposes a novel TFET structure namely gate stacked (GS) heterojunction (HJ) partial-ground-plane (PGP) TFET with SELBOX (GSHJ-PGP-STFET) for improving the ON/OFF-state current ratio of the TFET by reducing the OFF-state current while maintaining the ON-state current nearly unaffected. Here we have done a comparative analysis of fully depleted SOI TFET and TFET on SELBOX structure with our proposed device. An extensive TCAD based simulation study has been carried out for investigating the effect of temperature on the subthreshold swing (SS), transfer characteristics, threshold voltage, and ION/IOFF ratio of the given TFET structures. The ION/IOFF ratio and SS are found to be ~1011 and 47 mV/dec respectively which is better over other two structures. Also, the proposed TFET device has improved reliability in terms of smaller effect of temperature on the performance of GSHJ-PGP-STFET as compared to the conventional SELBOX and FD-SOI TFET structures. © 2019, Springer Nature B.V.