


# SVM Techniques for Common Mode Voltage Minimization in High Gain Ultra Sparse Matrix Converters



Thesis submitted in partial fulfillment  
for the award of degree

Doctor of Philosophy

by

Mr. Vulavakayala Siva

DEPARTMENT OF ELECTRICAL ENGINEERING  
Indian Institute of Technology  
(Banaras Hindu University)  
Varanasi




To  
My Family



## CERTIFICATE

It is certified that the work contained in the thesis titled **SVM Techniques for Common Mode Voltage Minimization in High Gain Ultra Sparse Matrix Converters** by Mr. **Vulavakayala Siva** has been carried out under my supervision and that this work has not been submitted elsewhere for a degree. It is further certified that the student has fulfilled all the requirements of Comprehensive Examination, Candidacy and SOTA for the award of Ph.D. Degree.



Supervisor

Prof. Santosh Kumar Singh

Deptt. of Electrical Engg.

IIT(BHU)

Varanasi - 221005




## DECLARATION

I, **Vulavakayala Siva**, certify that the work embodied in this thesis is my own bonafide work and carried out by me under the supervision of **Prof. Santosh Kumar Singh** from July-2019 to March-2024, at the Departement of Electrical Engineering, Indian Institute of Technology (BHU), Varanasi. The matter embodied in this thesis has not been submitted for the award of any other degree/diploma. I declare that I have faithfully acknowledged and given credits to the research workers wherever their works have been cited in my work in this thesis. I further declare that I have not willfully copied any other's work, paragraphs, text, data, results, etc., reported in journals, books, magazines, reports dissertations, theses, etc., or available at websites and have not included them in this thesis and have not cited as my own work.

Date: 19/07/2024


Place: Varanasi



(Vulavakayala Siva)


## CERTIFICATE BY THE SUPERVISOR

It is certified that the above statement made by the student is correct to the best of my/our knowledge.



Prof. Santosh Kumar Singh

IIT(BHU), Varanasi



19/7/24

Signature of Head of Department/Coordinator of School

विद्युतीय अभियांत्रिकी विभाग / Department of Electrical Engineering  
भारतीय प्रौद्योगिकी संस्थान / Indian Institute of Technology  
(काशी हिन्दू विश्वविद्यालय) / (Banaras Hindu University)  
Varanasi, U.P. (INDIA)



# COPYRIGHT TRANSFER CERTIFICATE

Title of the Thesis: SVM Techniques for Common Mode Voltage Minimization in High Gain Ultra Sparse Matrix Converters


Name of Student: Mr. Vulavakayala Siva

## Copyright Transfer

The undersigned hereby assigns to the Indian Institute of Technology (Banaras Hindu University) Varanasi all rights under copyright that may exist in and for the above thesis submitted for the award of the Doctor of Philosophy.

Date: 19/07/2024

Place: varanasi



(Vulavakayala Siva)

Note: However, the author may reproduce or authorize others to reproduce material extracted verbatim from the thesis or derivative of the thesis for author's personal use provided that the source and the Institute's copyright notice are indicated.



# Acknowledgments


Though, only my name appears on the cover of this dissertation, so many great people have contributed to its production. I owe my gratitude to all those people who have made this thesis possible and because of whom my post graduate experience has been one that I will cherish forever.

With sincere appreciation, I take this opportunity to express my profound gratitude and deep regards to my adviser Prof. Santosh Kumar Singh, Professor, Electrical Engineering Department IIT(BHU), Varanasi for his exemplary guidance, monitoring and constant encouragement throughout the course of this dissertation.

I am obliged to faculty members, in particular Dr. N. K. Swami Naidu, Dr. Naveen Yalla, and staff members, in particular Mrs. Ranjana, Mr. Mourya, Mr. R.C. Sharma, Mr. Dharmendra, Mr. Patel, and Mr. B. L. Singh, of Electrical Engineering Department, IIT(BHU), Varanasi. In addition, I want to express my deepest gratitude to Dr. Raghuram, Dr. Avneet Kumar who supported me throughout my thesis work. I am grateful to Mr. Aakash Singh, Dr. Naresh, Dr. Vinod Kumar, and Mr. Alhassan who provided me technical, moral and emotional support during my research program. A very special gratitude goes out to my colleagues and friends with special mention to Mr. Ashish, Mr. Chaitanya, Mr. Siva prasad, Mr. Parajith, Mr. Prudhvi, Mr. Pradeep, and Ms. Kumari Sarita.

Last but not the least, I thank specially to my parents, Mrs. V. Arjamma and Mr. V. Apparao, my sister V. Uma, my brother in law Mr. V. Anil kumar, My brother J. Siva, my tenth friends, B. Tech friends, and M.tech friends for their constant support and encouragement, without which this assignment would have not been completed at all. I am grateful to my other family members who have supported me along the way.

Date: 19/07/2024

  
Mr. Vulavakayala Siva



# Abstract

Power electronic converters have become more prevalent in the last four decades to deliver the demand of industrial applications and better utilize renewable power. Among the power electronic converters, AC-AC converters occupy a significant portion. Broadly, AC-AC converters can be classified into two types, one with energy storage and another without energy storage, called matrix converters (MC). Converters with energy storage, such as diode bridge cascaded voltage source inverters and voltage source back-to-back converters, are more standard and adopted in the industry. Matrix converters have evolved by reducing the energy storage elements and improving the input switching characteristics. Matrix converters have always been futuristic, with desirable features like input power factor control, high power density, high efficiency, and extended service lifetime. On the other side, it has a restricted voltage transfer ratio, transfer of reactive power capability, and higher common mode voltage (CMV). To cater the above limitations and retain the inherent features of matrix converters, researchers are integrating impedance networks with matrix converters, leading to a classification of hybrid matrix converters.

In this thesis, a proposition has been made to investigate an ultra sparse matrix converter (USMC) topology, a fine-tuned version of a matrix converter characterized by a minimum number of semiconductor switches. Voltage gain limitation and higher common mode voltages are the main issues of USMC. In this work, 1) common mode voltage has been reduced with the help of auxiliary shoot-through switches. 2) A modified space vector modulation technique is proposed to define new zero vectors. This would cause soft switching at the rectifier side of the USMC and regain the modulation index range  $0 < m < 1$ , similar to a conventional space vector modulation technique.

To achieve a voltage transfer ratio more than unity, quasi Z source and switched

boost networks are integrated at the DC-link section of USMC.

An improved space vector modulation technique is developed for the quasi Z-source ultra sparse matrix converter (QZS-USMC) to achieve high voltage gain with minimum common mode voltage (CMV) and reduced ripple in the inductor current by proper arrangement of switching states in a switching cycle. Furthermore, a switched boost ultra sparse matrix converter (SB-USMC) is proposed with shoot-through immunity and enhanced voltage gain using fewer passive elements. This converter has produced a balanced output voltage even with an unbalanced input supply. A three vector space vector modulation (TVSVM-II) technique is also developed to reduce the peak magnitude of the CMV in SB-USMC.

The proposed converters with advanced modulation techniques are potential solutions for the existing line of converters in wind energy systems, where a low voltage variable speed generator feeds power to the higher voltage fixed frequency grid. The proposed solution may also be used for AC drive applications, where variable voltage and frequency are required.

Comprehensive analytical derivations and simulation results have been carried out to investigate the operation of the proposed converters. The performance of the proposed converters is then compared with conventional converters. The FPGA (Artix7100CGS324-1) controller is used for the real-time processing of signals. The operation of the converters has been experimentally validated using a laboratory prototype.

# Contents

<b>Abstract</b>	<b>v</b>
<b>List of Tables</b>	<b>xi</b>
<b>List of Figures</b>	<b>xiii</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Classification of AC-AC converters . . . . .	3
1.1.1 Converters with DC-link energy storage . . . . .	3
1.1.2 Matrix converters . . . . .	7
1.2 Common mode voltage in AC-AC converters . . . . .	15
1.3 Objective . . . . .	18
1.4 Structure of the Thesis . . . . .	19
<b>2 SVM techniques to reduce the CMV in USMC</b>	<b>21</b>
2.1 Introduction . . . . .	21
2.2 SVM for CSR . . . . .	23
2.3 SVM for VSI . . . . .	25
2.4 SVM for USMC . . . . .	26
2.5 CMV in USMC . . . . .	30
2.5.1 Calculation of CMV in USMC . . . . .	31
<b>3 CMV reduction in USMC using Auxiliary shoot-through switches</b>	<b>39</b>
3.1 Introduction . . . . .	39
3.2 Proposed SVM modulation . . . . .	41
3.3 Voltage equations . . . . .	45
3.4 Simulation results and analysis . . . . .	45

3.4.1	Rating of the AST switch . . . . .	47
3.4.2	Frequency spectrum of CMV . . . . .	48
3.4.3	Modulation index effect . . . . .	49
3.4.4	Effect on input and output frequencies . . . . .	51
3.4.5	Ripple in the DC link voltage . . . . .	51
3.4.6	Load power factor angle effect . . . . .	52
3.4.7	Power loss and Efficiency . . . . .	53
3.5	Experimental results . . . . .	56
3.6	Summary . . . . .	59
<b>4</b>	<b>Quasi Z-source USMC with Reduced Inductor Current Ripple and CMV</b>	<b>61</b>
4.1	Introduction . . . . .	61
4.2	SVM for QZS-USMC . . . . .	62
4.3	Proposed switching strategy . . . . .	66
4.4	Design guidelines . . . . .	69
4.5	CMV calculation . . . . .	70
4.6	Simulation results . . . . .	73
4.7	Experimental results . . . . .	75
4.8	Analysis of the proposed method . . . . .	79
4.8.1	Effect on CMV and inductor current ripple . . . . .	79
4.8.2	Practical gain . . . . .	81
4.8.3	Effect on output current THD . . . . .	84
4.8.4	Efficiency of the proposed method . . . . .	85
4.9	Summary . . . . .	86
<b>5</b>	<b>Switched Boost USMC</b>	<b>87</b>
5.1	Introduction . . . . .	87
5.2	Switching strategy for SB-USMC . . . . .	88
5.2.1	Mathematical modelling . . . . .	90
5.3	Selection of impedance network elements . . . . .	92
5.4	Analysis of the proposed converter . . . . .	93
5.4.1	Operating range of the load power factor ( $\cos(\phi_o)$ ) . . . . .	93

5.4.2	Relation between $m$ and $d_{st}$ . . . . .	95
5.4.3	Overall voltage gain of the proposed converter . . . . .	95
5.4.4	Voltage and current stresses of the passive components . . . . .	96
5.5	Simulation and Experimental Results . . . . .	96
5.5.1	Simulation Results . . . . .	96
5.5.2	Experimental Results . . . . .	99
5.5.3	Unbalanced input voltage conditions . . . . .	102
5.5.4	Variable input frequency analysis . . . . .	104
5.6	Comparative analysis . . . . .	104
5.7	Summary . . . . .	106
<b>6</b>	<b>SB-USMC with reduced CMV</b>	<b>109</b>
6.1	Introduction . . . . .	109
6.1.1	Calculation of CMV in SB-USMC for the conventional SVM . . . . .	110
6.2	SB-USMC with TVSVM-I method . . . . .	112
6.3	SB-USMC with TVSVM-II method . . . . .	114
6.3.1	Calculation of CMV for the proposed TVSVM-II . . . . .	116
6.4	Simulation results for TVSVM-II . . . . .	117
6.5	FFT analysis on TVSVM-I and TVSVM-II . . . . .	121
6.6	Experimental results for TVSVM-II . . . . .	122
6.7	Summary . . . . .	124
<b>7</b>	<b>Conclusion and future work</b>	<b>125</b>
7.1	Conclusion . . . . .	125
7.2	Future work . . . . .	126
	<b>Bibliography</b>	<b>129</b>
<b>A</b>	<b>List of Publications</b>	<b>143</b>
A.1	Patent . . . . .	143
A.2	Journal papers . . . . .	143
A.3	Journal papers (not related to thesis) . . . . .	144
A.4	Conference papers . . . . .	144



# List of Tables

1.1	Different matrix converter typologies [32] . . . . .	11
2.1	Peak magnitude of CMV in the conventional SVM . . . . .	32
2.2	Zero vectors of [67] . . . . .	35
3.1	Newly defined zero vectors . . . . .	42
3.2	Parameters for the simulation . . . . .	45
3.3	Comparison with other AC - AC converters . . . . .	59
4.1	Inductor ripple current for the proposed method . . . . .	71
4.2	CMV for CSR and VSI switching states . . . . .	72
4.3	Parameters for the simulation . . . . .	73
4.4	Comparison between conventional method and proposed method . . . . .	86
5.1	SB network current and voltage stresses . . . . .	93
5.2	Parameters for the simulation . . . . .	97
5.3	Various Z source AC-AC converters comparison table. . . . .	105
6.1	CMV for CSR and VSI switching states (conventional) . . . . .	112
6.2	CMV for CSR and VSI switching states (TVSVM-I) . . . . .	114
6.3	CMV for CSR and VSI switching states (TVSVM) . . . . .	118
6.4	Simulation parameters . . . . .	118



# List of Figures

1.1	Wind energy report . . . . .	1
1.2	Wind energy system with AC-AC converter . . . . .	2
1.3	Classification of AC-AC converters . . . . .	3
1.4	Configuration for Solid State Transformer . . . . .	4
1.5	Diode bridge cascaded with voltage source inverter . . . . .	5
1.6	Voltage source back-to-back converter . . . . .	6
1.7	Current source back to back converter . . . . .	6
1.8	Vienna rectifier cascaded with VSI . . . . .	7
1.9	Direct matrix converter . . . . .	8
1.10	Indirect matrix converter . . . . .	9
1.11	Very sparse matrix converter . . . . .	10
1.12	Ultra sparse matrix converter . . . . .	11
1.13	Integrated Z source USMC (ZS-USMC) . . . . .	12
1.14	Integrated quasi Z source USMC (QZS-USMC) . . . . .	12
1.15	Integrated series Z source USMC (SZS-USMC) . . . . .	13
1.16	Integrated switched inductor Z source USMC (SWS-USMC) . . . . .	14
1.17	Integrated hybrid switched inductor Z source USMC (HSWZ-USMC) . . . . .	14
1.18	Integrated switched capacitor Z source USMC (SC-USMC) . . . . .	14
1.19	Common mode voltage in AC-AC converters . . . . .	15
1.20	CMV reduction by using filter circuit . . . . .	16
1.21	CMV in indirect matrix converter . . . . .	17
1.22	CMV in ZS-USMC . . . . .	18
2.1	Ultra sparse matrix converter . . . . .	23
2.2	USMC's current source rectifier . . . . .	23

2.3	Space vector diagram for CSR . . . . .	24
2.4	CSR switching sequence . . . . .	24
2.5	Voltage source inverter . . . . .	25
2.6	VSI space vector diagram . . . . .	25
2.7	VSI switching sequence . . . . .	26
2.8	Zero current switching . . . . .	27
2.9	ZCS switching placement . . . . .	28
2.10	Zero voltage switching . . . . .	29
2.11	ZVS switching placement . . . . .	29
2.12	Common mode voltage of the USMC . . . . .	31
2.13	Common mode voltage of the USMC . . . . .	32
2.14	Switching strategy of the method I in Ref. [83] . . . . .	33
2.15	Switching strategy of the method II in Ref. [83] . . . . .	33
2.16	Switching strategy of the Ref. [68] . . . . .	34
2.17	Switching strategy of the Ref. [69] . . . . .	34
2.18	Sector 1 switching pattern for [67] . . . . .	36
2.19	Sector 1 switching pattern for [87] . . . . .	36
3.1	Circuit diagram for the proposed method . . . . .	41
3.2	VSI space vector diagram . . . . .	41
3.3	Sector 1 switching sequence for the proposed method . . . . .	43
3.4	Sector 1 switching sequence for the proposed method . . . . .	44
3.5	Simulation waveforms for three phase supply and DC link voltage . . . . .	46
3.6	Common mode voltage in conventional method . . . . .	46
3.7	a) CMV for the proposed converter b)Zoomed portion . . . . .	47
3.8	Input current FFT analysis . . . . .	47
3.9	Voltage stress across AST switches $S_4, S_5, S_6$ . . . . .	48
3.10	Voltage stress across VSI switch $g_3$ . . . . .	48
3.11	FFT analysis for CMV of the proposed method at $m = 0.8$ . . . . .	49
3.12	Behaviour of load voltage and CMV by sudden change in modulation index $t = 0.04$ sec . . . . .	50
3.13	RMS value of CMV (P.U.) with change in modulation index . . . . .	50
3.14	Variation of peak CMV by changing modulation index . . . . .	50

3.15	Behaviour of CMV by changing VSI reference frequency at $t = 0.04$ sec	51
3.16	Behaviour of load voltage and CMV by changing VSI reference frequency at $t = 0.04$ sec . . . . .	52
3.17	Peak of the CMV for output frequency variation . . . . .	52
3.18	Variation of the CMV by changing load power factor angle . . . . .	53
3.19	Efficiency comparison between conventional and proposed methods . .	56
3.20	Experimental setup for the proposed method . . . . .	56
3.21	Experimental waveforms for the proposed method (modulation index = 0.8) . . . . .	57
3.22	Experimental waveforms for CMV of the proposed method at output frequency 50 Hz, 100 Hz . . . . .	58
4.1	Three phase AC-AC Quasi Z-source ultra sparse matrix converter (QZS- USMC) . . . . .	63
4.2	Space vector diagrams for (a) current source rectifier, and (b) voltage source inverter . . . . .	63
4.3	Equivalent circuit diagram for non shoot-through state (NST) . . . . .	65
4.4	Equivalent circuit diagram for shoot-through state (ST) . . . . .	65
4.5	Switching sequence of the conventional switching strategy for half cycle $\frac{T_s}{2}$ . . . . .	66
4.6	Inductor current waveform with six unequal shoot-through duty durations	67
4.7	Inductor current waveform with six unequal shoot-through duty durations	67
4.8	Inductor ripple current by varying current vector position ( $\alpha$ ) and volt- age vector position ( $\beta$ ) . . . . .	70
4.9	Current source rectifier sectors and switching transitions by varying the 3 phase input supply . . . . .	71
4.10	Simulation waveforms for the DC link voltage $V_{pq}$ , load voltage, QZS output( $V_{p'q'}$ ), and current through inductor for the both conventional method (time $\leq 0.05$ ) and proposed method (time $> 0.05$ ) . . . . .	74
4.11	Simulation waveforms for common mode voltage of the QZSUSMC for $t \leq 0.06$ conventional method CMV and for $t > 0.06$ proposed method CMV . . . . .	74
4.12	Experimental setup for the proposed method . . . . .	75

4.13	3 phase input supply and current source rectifier output voltage . . . . .	75
4.14	Inductor current and QZS output voltage for conventional approach . . . . .	76
4.15	Inductor current and QZS output voltage for proposed approach . . . . .	76
4.16	Current through inductor and voltage across diode (proposed approach) . . . . .	77
4.17	CMV and voltage across capacitor for conventional approach . . . . .	77
4.18	CMV and voltage across capacitor for the proposed approach . . . . .	78
4.19	Output voltages and current for the conventional approach . . . . .	78
4.20	Output voltages and current for the proposed approach . . . . .	79
4.21	Analytical waveform for peak CMV by varying input supply and keeping $m = 0.7$ . . . . .	79
4.22	Simulation waveform for peak CMV by varying input supply and keeping $m = 0.7$ . . . . .	80
4.23	Maximum inductor current ripple for analytical and simulation by vary- ing the input supply . . . . .	80
4.24	Simulation waveform for Maximum inductor current ripple by varying the three phase load . . . . .	81
4.25	Effect on peak CMV by varying output frequency for both conventional and proposed methods . . . . .	81
4.26	Effect on maximum inductor current ripple by varying output frequency . . . . .	82
4.27	Variation of overall gain by varying shoot-through duty ratio $d_{st}$ and modulation index $m$ . . . . .	82
4.28	Equivalent circuit of QZS in ST mode . . . . .	82
4.29	Equivalent circuit of QZS in NST mode . . . . .	83
4.30	Theoretical and practical gains . . . . .	83
4.31	Output current THD waveform by varying shoot-through duty ratio and modulation index for conventional and proposed methods . . . . .	84
4.32	Input and output current harmonic analysis for the proposed method . . . . .	84
4.33	Efficiency of the proposed converter . . . . .	85
5.1	Switched boost ultra sparse matrix converter (SB-USMC) . . . . .	89
5.2	Space vectors diagram for a) CSR b) VSI . . . . .	89
5.3	Switching strategy for the SB-USMC converter . . . . .	90
5.4	Shoot-through state . . . . .	91

5.5	Non shoot-through state . . . . .	91
5.6	Voltage and current profile of inductor in NZ-DCM . . . . .	94
5.7	Variation of boosting factor a) with $d_{st}$ at $m = 0.55$ , b) with $m$ at $d_{st} = 0.3$ . . . . .	95
5.8	Variation of a) current stress through inductor, b) voltage stress across capacitor with $d_{st}$ . . . . .	96
5.9	Rectifier and SB network output voltages . . . . .	97
5.10	Behaviour of the inductor current, diode voltages . . . . .	98
5.11	Voltage across capacitor, switch and SB output . . . . .	98
5.12	Three phase output voltages of the proposed converter . . . . .	99
5.13	Experimental setup for the proposed method . . . . .	99
5.14	Input supply and CSR output voltage . . . . .	100
5.15	Voltage across the switch, diode $D_2$ and current through inductor . . .	100
5.16	Voltage across the switch and inductor current . . . . .	101
5.17	Impedance network boosted voltage and voltage across diode $D_1$ . . . .	101
5.18	SB-USMC output current and voltage across capacitor . . . . .	102
5.19	SB-USMC output voltage and voltage stress across doide $D_2$ . . . . .	102
5.20	Experimental waveforms for the three phase load voltages with a) 200 Hz frequency, b) 400 Hz frequency . . . . .	103
5.21	Output voltages during unbalanced input voltage conditions . . . . .	103
5.22	SB-USMC output voltage under input frequency variation . . . . .	104
5.23	Voltage across the switch and inductor current . . . . .	106
5.24	Voltage across the switch and inductor current . . . . .	106
6.1	Switching strategy for the SB-USMC converter . . . . .	109
6.2	Equivalent circuit of the SB-USMC under both CSR and VSI are in sector 1 . . . . .	110
6.3	Input voltage variation through CSR sectors . . . . .	111
6.4	CSR and VSI space vector diagrams for TVSVM-I . . . . .	113
6.5	Switching strategy for TVSVM-I . . . . .	113
6.6	CSR and VSI space vector diagrams for TVSVM . . . . .	114
6.7	Switching sequence of the SB-USMC for complete cycle ( $T_S$ ) . . . . .	116
6.8	Input voltage variation through CSR sectors . . . . .	117

6.9	Three phase supply and DC-link voltage ( $V_{pq}$ ) . . . . .	119
6.10	Behaviour of inductor current, diodes voltages . . . . .	119
6.11	Capacitor voltage, SN switch voltage, and boosted output voltage . . . . .	119
6.12	Three phase output voltages of the proposed converter . . . . .	120
6.13	Behaviour of the CMV . . . . .	120
6.14	FFT analysis on output voltage (50 Hz) of the TVSVM-I . . . . .	121
6.15	FFT analysis on output voltage (50 Hz) of the TVSVM-II . . . . .	121
6.16	Output voltage THD comparison between TVSVM-I and TVSVM-II . . . . .	122
6.17	% CMV reduction comparison between TVSVM-I and TVSVM-II . . . . .	122
6.18	Input supply and CSR output voltage . . . . .	123
6.19	Switch voltage and current through inductor . . . . .	123
6.20	SB-USMC output voltage and voltage stress across $D_2$ . . . . .	124