

Lists of Figures

Fig. 1.1. Typical Microgrid.....	2
Fig. 1.2. Conventional two stage high gain inverter	3
Fig. 1.3. Basic Z-Source Converter	7
Fig. 1.4. Quasi-ZSI (a) continuous input current qZSI, (b) discontinuous input current qZSI	8
Fig. 1.5. Hybrid output based ZSI (a) Switched boost inverter, (b) Current-fed switched inverter	9
Fig. 1.6. Switched network topologies (a) SL-qZSI, (b) two SL-qZSI	10
Fig. 2.1. Proposed high gain hybrid quadratic boost inverter	21
Fig. 2.2. Steady state performance of the proposed inverter (a) equivalent circuit during DT_s interval, (b) equivalent circuit during $(1 - D)T_s$ interval, (c) steady state operating waveforms, (d) transfer characteristic of proposed hybrid inverter	22
Fig. 2.3. Inductor currents behaviour in the proposed inverter	25
Fig. 2.4. Capacitor currents behaviour in the proposed inverter	26
Fig. 2.5. Simplified circuit diagram of the proposed hybrid inverter	30
Fig. 2.6. Bode plot (gain and phase) of control-to-output transfer function.....	32
Fig. 2.7. PWM logic for proposed hybrid inverter (a) analog model of PWM logic, (b) generation of control signals when $V_{ref} > 0$, (c) generation of control signals when $V_{ref} < 0$	33
Fig. 2.8. Analysis of proposed hybrid inverter (a) Variation of AC voltage gain with modulation index (M) and shoot-through duty cycle (D), (b) AC voltage gain with shoot-through duty cycle (D), (c) AC voltage gain with modulation index (M), (d) Operating region for M and D	34
Fig. 2.9. Pole-zero plot of control to output transfer function for the proposed hybrid inverter	35
Fig.2.10. Verification of RHPZ (a) effect of k , (b) effect of coupled inductances, (c) effect of D , (d) effect of loads R_{odc} and R_{oac}	37

Fig.2.11. Simulation verification of PWM for the proposed hybrid inverter (a) when $V_{ref} > 0$, (b) when $V_{ref} < 0$	38
Fig.2.12. Simulation validation for proposed hybrid inverter for duty ratio $D = 0.4$ and modulation index $M = 0.5$ (a) steady state operation results, (b) switching waveforms	39
Fig.2.13. Duty cycle variation of proposed hybrid inverter (a) step-up shoot-through duty cycle variation, (b) step-down shoot-through duty cycle variation	41
Fig. 3.1. Proposed hybrid multi-output converter topology (a) hybrid series topology, (b) hybrid parallel topology	47
Fig. 3.2. Steady state performance of proposed converter (a) equivalent circuit during D interval, (b) equivalent circuit during $(1 - D)$ interval, (c) steady state waveform, (d) transfer characteristic of proposed converter	48
Fig. 3.3. Small signal analysis of proposed multi-output converter (a) Simplifies circuit diagram for proposed converter, (b) Gain and phase plots	54
Fig. 3.4. Simulation verification of PWM for the proposed hybrid multi-output inverter (a) when $V_{ref} > 0$, (b) when $V_{ref} < 0$	58
Fig. 3.5. Simulation verification for parallel topology	59
Fig. 3.6. Simulation verification for series topology	60
Fig. 3.7. Closed loop dynamic response of the proposed concept (a) Step-up change in the dc load current, (b) Step-down change in the dc load current, (c) Step-up change in the ac1 load current, (d) Step-down change in the ac1 load current, (e) Step-up change in the ac2 load current, (f) Step-down change in the ac2 load current	61
Fig. 4.1. Topologies of proposed modified ZSIs (a) switched-boost ZSI (SB-ZSI), (b) discontinuous input current qZSI (DC-qZSI), (c) continuous input current qZSI (CC-qZSI).	67
Fig. 4.2. Operating states waveform of proposed SB-ZSI (a) equivalent circuit in shoot-through interval, (b) equivalent circuit in non-shoot-through interval, (c) switch node voltages, (d) transfer characteristics.	68
Fig. 4.3. Operating states waveform of proposed DC-ZSI (a) equivalent circuit in shoot-through interval, (b) equivalent circuit in non-shoot-through interval, (c) switch node voltages, (d) transfer characteristics.	70

Fig. 4.4. Operating states waveform of proposed CC-qZSI (a) equivalent circuit in shoot-through interval, (b) equivalent circuit in non-shoot-through interval, (c) switch node voltages, (d) transfer characteristics.....	74
Fig. 4.5. Analog model of PWM generation.....	78
Fig. 4.6. Behavior of modulation and duty cycle (a) PWM waveform for switches, (b) relation among G , M and D	79
Fig. 4.7. Comparative analysis (a) boost factor variation with D , (b) capacitor voltage stress, (c) diode voltage stress, (d) switch voltage stress, (e) switch current stress, (f) diode current stress	84
Fig. 4.8. Comparative analysis of stored energy.....	85
Fig. 4.9. Switch device power (SDP) comparative analysis (a) peak SDP variation at $\text{pf} = 0.7$, (b) peak SDP variation at $\text{pf} = 1.0$, (c) average SDP variation at $\text{pf} = 0.7$, (d) average SDP variation at $\text{pf} = 1.0$	87
Fig. 4.10. Power loss and efficiency analysis (a) power loss distributions, (b) efficiency.....	89
Fig. 4.11. Proposed extended CC-qZSI	90
Fig. 4.12. Transfer characteristic of extended CC-qZSI for different stage	91
Fig. 4.13. Simulation results of the proposed SB - ZSI (a) steady-state capacitor voltages, output line voltages, output phase voltages, and currents, (b) voltage across the diodes, switches, and inductors current.	93
Fig. 4.14. Simulation results of the proposed DC - ZSI (a) steady-state capacitor voltages, output line voltages, output phase voltages, and currents, (b) voltage across the diodes, switches, and inductors current.	94
Fig. 4.15. Simulation results of the proposed CC - ZSI (a) steady-state capacitor voltages, output line voltages, output phase voltages, and currents, (b) voltage across the diodes, switches, and inductors current.	95
Fig. 4.16. Comparative analysis of boost factor	98
Fig. 5.1. Experimental PWM generation for the proposed hybrid inverter (a) when $V_{ref} > 0$, (b) when $V_{ref} < 0$	102
Fig. 5.2. Experimental steady-state verification (a) operating at $D = 0.4$ and $M = 0.5$, (b) $D = 0.6$ and $M = 0.4$, (c) $D = 0.5$ and $M = 0.5$	103

Fig. 5.3.	Operational switching waveforms of proposed hybrid inverter (a) switch node voltages, (b) switching waveforms for $V_{AB} > 0$, $D = 0.6$ and $M = 0.4$, (c) switching waveforms $V_{AB} < 0$ for $D = 0.6$ and $M = 0.4$	104
Fig. 5.4.	Performance of the hybrid inverter (a) effect of changing R_{odc} on V_{odc} , (b) effect of changing R_{odc} on V_{opk} , (c) effect of changing R_{oac} on V_{odc} , (d) effect of changing R_{oac} on V_{opk}	107
Fig. 5.5.	Dynamic performance of the proposed hybrid inverter (a) step up change in the DC load current, (b) step down change in DC load, (c) step up change in the AC load current, (d) step down change in AC load current.....	108
Fig. 5.6.	Verification of PWM form proposed converter ($D = 0.4$ and $M = 0.5$) (a) PWM pattern when $V_{ref} > 0$, (b) PWM pattern when $V_{ref} < 0$	110
Fig. 5.7.	Experimental verification for simultaneously two ac and one dc output hybrid parallel converter (a) verification of parallel topology hybrid multi-output converter operating at $D = 0.4$ and $M = 0.5$, (b) verification of parallel topology hybrid multi-output converter operating at $D = 0.5$ and $M = 0.4$	111
Fig. 5.8.	Experimental verification for simultaneously two ac and one dc output hybrid series converter (a) verification of series topology hybrid multi-output converter operating at $D = 0.4$ and $M = 0.5$, (b) verification of series topology hybrid multi-output converter operating at $D = 0.5$ and $M = 0.4$	112
Fig. 5.9.	Operational waveform of proposed hybrid converter (a) Steady state input current and output voltage, (b) switching currents and voltages when $V_{ab} > 0$, (c) switching currents and voltages when $V_{ab} < 0$	113
Fig. 5.10.	Verification of experimental and calculated gains (a) maximum dc voltage gain w.r.t. D , (b) maximum ac voltage gain w.r.t. D	115
Fig. 5.11.	Measured efficiency analysis of proposed topologies (a) Efficiency curve of the proposed parallel mode multi-output converter, (b) Efficiency curve of the proposed series mode multi-output converter.....	116
Fig. 5.12.	Dynamic response of the proposed concept (a) Step down change in the dc load current, (b) Step up change in the dc load current, (c) Step down change in the ac load current, (d) Step up change in the ac load current	118
Fig. 5.13.	Experimental setup of the proposed work.	119
Fig. 5.14.	PWM signals at $D = 0.3$ and $M = 0.7$ (a) gating signal to switches S_1 , S_3 , S_4 , and S_6 , (b) gating signal to switches S_5 , S_2 , and S_6	120
Fig. 5.15.	Steady state results (a) inductors currents and capacitor voltages of the proposed CC-qZSI, (b) zoomed view	121

Fig. 5.16. Switches and diodes voltages 121

Fig. 5.17. Steady state output voltages of proposed CC-qZSI (a) input voltage with output line voltages, (b) output phase current and voltages 122

Fig. 5.18. Experimental THD (a) proposed CC-qZSI, (b) conventional qZSI 123

Fig. 5.19. Comparative efficiency analysis..... 124

