

TABLE OF CONTENTS

CHAPTER-1	1
Introduction	1
1.1 Thesis Abstract.....	2
1.2 Introduction.....	5
1.3 Role of Synaptic Devices in Neuromorphic Computing.....	9
1.4 Ferroelectric-based Memory	12
1.5 Ferroelectric Memory Devices	16
1.6 FinFET Architecture-based Ferroelectric Memory: FeFinFET.....	19
1.7 Ferroelectric Memory as a Synaptic Device.....	24
1.8 FeFinFET-based Memory Cell	27
1.9 Magneto-Resistive based Memory.....	29
1.10 Recent Progress in Circuit and Device Techniques for Asymmetric Write Current Management in 1-bit STT-MRAM Cell.....	31
1.11 Asymmetric Transistors.....	33
1.12 Problem Statement	36
CHAPTER-2	39
Junctionless Accumulation-Mode SOI Ferroelectric FinFET for Synaptic Weights	39
2.1 Introduction:	40
2.2 Background, Device Structure, Operation, and Simulation Methodology	42
2.3 Fabrication Methodology and Comparison with Existing Process Flow	50
2.4 Transfer and Memory Cell Characteristics	51
2.5 Device Characterization and Discussion	55
2.6 CONCLUSION	62
CHAPTER-3	63
Memristive Ferroelectric FET for 1T-1R Nonvolatile Memory with Non-Destructive Readout	63
3.1 Introduction.....	64
3.2 Proposed Memristive Variant of FeFET (MFeFET)	68
3.3 Transfer And Memory Cell Characteristics	74
3.4 Performance Evaluation of 1T-1MFeFET Memory Cell Array Architecture Using NVSim...78	
3.5 CONCLUSION	80
CHAPTER-4	83
FinFET Fin-Trimming During Replacement Metal Gate for an Asymmetric Device Toward STT MRAM Performance Enhancement	83
4.1 Introduction.....	84
4.2 Calibration of Simulation Deck and Description of Approach	87

4.3 Selective Fin-Trimming and Gate-Stack Engineering for Asymmetric Performance	89
4.4 Results and Discussions	96
4.5 Conclusion.....	99
CHAPTER-5.....	101
Conclusion and Future Scope of Research.....	101
5.1 Chapter-wise Conclusion	103
5.2 Future Scope of Research	106
Author's Journal Publications	111
Author's Conference Publications	111
References.....	113