

TABLE OF CONTENTS

CHAPTER-1	1
Introduction	1
1.1 Thesis Abstract.....	2
1.2 Introduction.....	4
1.3 Background and Basic Concepts of Spintronics	6
1.4 Magnetization, Spin Polarization, and Spin Filtering.....	9
1.5 MTJ Structure and Working Principle	11
1.6 Magnetization switching techniques: Spin transfer torque switching.....	20
1.7 An Overview of MTJ Device Modeling	24
1.8 Hybrid CMOS/MTJ-based Logic-in-Memory Computing Circuits.....	31
1.9 Problem Definition	39
CHAPTER-2	43
SPICE-Based Compact Model for Voltage-Induced Magnetocapacitance in Magnetic Tunnel Junctions	43
2.1 Introduction:	45
2.2 Compact Model of MTJ with Magnetocapacitance.....	47
2.3 SPICE Simulation Framework of MTJ Model.....	56
2.4 Simulation Results and Observation	58
2.5 Conclusion.....	63
CHAPTER-3	65
An Advanced Micromagnetic Simulation Framework Enabled by NEGF Formalism for Modeling of STT-MTJ Devices	65
3.1 Introduction.....	67
3.2 MTJ Device Physics Behind the Simulation Framework	69
3.3 Results and Discussion	75
3.4 Conclusion.....	81
CHAPTER-4	83
Area-Efficient Auto-Write-Terminate Circuit for NV Latch and Logic-In-Memory Applications	83
4.1 Introduction.....	84
4.2 Proposed Non-Volatile Latch	86
4.3 Existing and Proposed AWT Approaches.....	88
4.4 Simulation And Results	90
4.5 Performance Analysis of the AWT Circuit.....	93
4.6 Advantages of Proposed Non-volatile Latch.....	96

4.7 Layout Implementation of Proposed Latch and Existing Latches	97
4.8 Conclusion	98
CHAPTER-5.....	99
Summary and Future Scope of Research.....	99
5.1 Chapter-wise Summary	100
5.2 Future Scope of Research	103
Author's Journal Publications	105
Author's Conference Publications	106
References.....	107