

List of Figures

1.1	Typical structure for HEV/Industry/Houshold application	2
1.2	Typical structure of HEV	3
1.3	Rotor and stator configuration for CPMSM	4
1.4	DC-DC converter used in HEV	5
1.5	Classification of boosting techniques for DC-DC converter	6
1.6	Basic switched inductor cell	7
1.7	Voltage multiplier cell	8
1.8	Switched capacitor network	8
1.9	Magnetically coupled network	9
1.10	Cascaded network	10
1.11	Traditional boost three phase inverter	12
1.12	Impedance network topologies	15
2.1	Contemporary converters	23
2.2	Proposed DC-DC converter	24
2.3	Operating mode 1	24
2.4	Operating mode 2	25
2.5	Operational waveform	26
2.6	Boost factor comparison	31
2.7	Input and output voltages [<i>Ch3</i> : 50V/div, <i>Ch4</i> : 50V/div]	33
2.8	Inductors current in L_1 and L_2 [<i>Ch1</i> : 1A/div, <i>Ch2</i> : 1A/div]	33
2.9	Zoomed inductors current in L_1 and L_2 [<i>Ch1</i> : 1A/div, <i>Ch2</i> : 1A/div]	34
2.10	Step change in load voltage	34
2.11	Step change in load current	35
2.12	Experimental efficiency	36

3.1	Conventional SBI topology	38
3.2	Shoot through state	38
3.3	Active state 1	39
3.4	Zero state	40
3.5	Active state 2	40
3.6	Steady state waveform	41
3.7	CCM for SBI	44
3.8	NZ-DCM for SBI	45
3.9	Shift in NZ-DCM with L variation	47
3.10	a) AC voltage b) DC voltage	47
3.11	a) DC link voltage b) Inductor current c) Diode current	48
3.12	Proposed SBI configuration	49
3.13	Modified active state 2	49
3.14	Logic diagram for control pulses	50
3.15	Control of proposed converter	52
3.16	Equivalent circuit in shoot through state for SBI/PSBI	53
3.17	Equivalent circuit in non shoot through state	54
3.18	Loss factor variation with duty cycle	56
3.19	Experimental setup for SBI	58
3.20	For CCM $d=0.4, m=0.6$: a) AC voltage b) DC voltage, [<i>Ch1</i> : 50V/div, <i>Ch2</i> : 50V/div, <i>Ch3</i> : 50V/div, <i>Ch4</i> : 50V/div]	59
3.21	For CCM $d=0.4, m=0.6$: a) DC link voltage b) Inductor current, [<i>Ch2</i> : 50V/div, <i>Ch3</i> : 5A/div]	60
3.22	For NZ-DCM $d=0.25, m=0.6$: a) DC link voltage b) Inductor current, [<i>Ch2</i> : 50V/div, <i>Ch3</i> : 5A/div]	61
3.23	For NZ-DCM $d=0.25, m=0.6$: a) AC voltage b) DC voltage, [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div, <i>Ch4</i> : 50V/div]	61
3.24	For FCCM $d=0.25, m=0.6$: a) AC voltage b) DC voltage, [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div, <i>Ch4</i> : 50V/div]	62
3.25	For FCCM $d=0.25, m=0.6$: a) DC link voltage b) Inductor current, [<i>Ch2</i> : 50V/div, <i>Ch3</i> : 5A/div]	62

3.26	For NZ-DCM $d=0.22$, $m=0.6$: a) DC link voltage b) Inductor current, [Ch2 : 50V/div, Ch3 : 5A/div]	62
3.27	For NZ-DCM $d=0.22$, $m=0.6$: a) AC voltage b) DC voltage, [Ch1 : 20V/div, Ch2 : 20V/div, Ch3 : 20V/div, Ch4 : 50V/div]	63
3.28	For FCCM $d=0.22$, $m=0.6$: a) DC link voltage b) Inductor current, [Ch2 : 50V/div, Ch3 : 5A/div]	63
3.29	For FCCM $d=0.22$, $m=0.6$: a) AC voltage b) DC voltage, [Ch1 : 20V/div, Ch2 : 20V/div, Ch3 : 20V/div, Ch4 : 50V/div]	64
3.30	THD comparison for NZ-DCM and FCCM	64
4.1	Quasi mutually coupled active impedance source converter	69
4.2	Shoot through state	70
4.3	Active state	71
4.4	Zero state	71
4.5	Gain vs duty cycle	73
4.6	Capacitor voltage stress	73
4.7	Control pulses for S_1, S_4, S_3, S_6	74
4.8	Control pulses for S_5, S_2, S	74
4.9	a) Boosted voltage b) DC link voltage c) Input inductor current [Ch1 : 50V/div, Ch2 : 50V/div, Ch3 : 2A/div]	75
4.10	Coupled inductor currents [Ch3 : 5A/div, Ch4 : 5A/div]	75
4.11	Three phase ac voltage [Ch1 : 20V/div, Ch2 : 20V/div, Ch3 : 20V/div]	76
4.12	Behaviour under AC voltage tracking	76
4.13	Behaviour under AC load change	77
4.14	Behaviour under DC voltage tracking	78
4.15	Behaviour under DC load change	79
5.1	Proposed Z-source multilevel inverter	84
5.2	Full shoot through state of SL-MLI	85
5.3	Upper shoot through state of SL-MLI	85
5.4	Lower shoot through state of SL-MLI	86
5.5	Active state of SL-MLI	87
5.6	Steady State waveform for SL-MLI under CCM and DCM	88

5.7	Gain of SL-MLI at different cell	89
5.8	Comparison of gain for SL-MLI under CCM and DCM	90
5.9	Pulse generation for SL-MLI under FST	90
5.10	Pulse generation for SL-MLI under UST and LST	90
5.11	CCM: Operation under FST	91
5.12	CCM: Operation under UST and LST	92
5.13	DCM: Operation under UST and LST	92
6.1	NZ-DCM of inductor current	96
6.2	Boost derived hybrid converter	96
6.3	Shoot-through mode	97
6.4	Active mode	98
6.5	Zero mode	98
6.6	NZ-DCM mode	100
6.7	Standalone AC mode	101
6.8	a) CCM of BDHC b) DCM of BDHC c) FCCM of MBDHC	101
6.9	Modified boost derived hybrid converter	102
6.10	Control pulses for the MBDHC	103
6.11	Boost+Inverter a) Non shoot-through period b) Shoot-through period . . .	104
6.12	BDHC a) Non shoot-through Period b) Shoot-through period	104
6.13	Loss factor variation with duty cycle	107
6.14	NZ-DCM shift with increase in L	108
6.15	Experimental setup for MBDHC	110
6.16	CCM of BDHC: DC and AC voltage [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div, <i>Ch4</i> : 50V/div]	111
6.17	CCM of BDHC: DC link voltage and inductor current [<i>Ch2</i> : 2A/div, <i>Ch4</i> : 50V/div]	112
6.18	NZ-DCM of BDHC: DC and AC voltage [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div, <i>Ch4</i> : 50V/div]	113
6.19	NZ-DCM of BDHC: DC link voltage and inductor current [<i>Ch2</i> : 2A/div, <i>Ch4</i> : 50V/div]	113
6.20	FCCM of MBDHC: DC and AC voltage [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div, <i>Ch4</i> : 50V/div]	114

6.21	FCCM of MBDHC: DC link voltage and inductor current [<i>Ch2</i> : 2A/div, <i>Ch4</i> : 50V/div]	115
6.22	THD variation in AC voltage with duty cycle $m = 0.6$	115
6.23	Percent ripple in DC voltage at $m = 0.6$	115
6.24	Unstable operation of BDHC for standalone AC load [<i>Ch1</i> : 10V/div, <i>Ch2</i> : 10V/div, <i>Ch3</i> : 10V/div]	116
6.25	Standalone AC operation: DC and AC voltage [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div, <i>Ch4</i> : 50V/div]	116
6.26	Standalone AC operation: DC link voltage and inductor current [<i>Ch2</i> : 2A/div, <i>Ch4</i> : 50V/div]	117
6.27	Experimental results for standalone DC operation [<i>Ch1</i> : 1A/div, <i>Ch2</i> : 50V/div, <i>Ch3</i> : 50V/div]	118
6.28	Experimental efficiency	118
7.1	Circuit diagram of MHLZSI	123
7.2	Shoot through state for MHLZSI	123
7.3	Active state for MHLZSI	124
7.4	Zero state for MHLZSI	125
7.5	Steady state waveform in CCM	125
7.6	Saturation in inductor current	126
7.7	Steady state waveform during NZ-DCM	129
7.8	Steady state waveform during DCM	129
7.9	Operation of MHLZSI in DCM	130
7.10	a) Gain in CCM b) Gain in DCM	131
7.11	Logic diagram for control pulses	132
7.12	Generation for control pulses	133
7.13	Shoot through state equivalent circuit	136
7.14	Zero state equivalent circuit	137
7.15	Power state equivalent circuit	139
7.16	Bode plot for DC bus voltage controller	142
7.17	AC equivalent circuit	142
7.18	AC current controller	143
7.19	AC voltage controller	144

7.20	Closed loop schematic of hybrid LZSI	145
7.21	Experimental set up	147
7.22	Control pulses	147
7.23	MHLZSI CCM: a) Inductor current b) DC link voltage [<i>Ch1</i> : 2A/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	148
7.24	MHLZSI CCM: a) AC phase voltage b) DC voltage [<i>Ch1</i> : 20V/ <i>div</i> , <i>Ch2</i> : 20V/ <i>div</i> , <i>Ch3</i> : 20V/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	148
7.25	NZ-DCM at 10kHz: a) Inductor current b) DC link voltage [<i>Ch1</i> : 2A/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	149
7.26	NZ-DCM at 10kHz: a) AC phase voltage b) DC voltage [<i>Ch1</i> : 20V/ <i>div</i> , <i>Ch2</i> : 20V/ <i>div</i> , <i>Ch3</i> : 20V/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	149
7.27	NZ-DCM at 20kHz: a) Inductor current b) DC link voltage [<i>Ch1</i> : 2A/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	150
7.28	NZ-DCM at 20kHz: a) AC phase voltage b) DC voltage [<i>Ch1</i> : 20V/ <i>div</i> , <i>Ch2</i> : 20V/ <i>div</i> , <i>Ch3</i> : 20V/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	151
7.29	FCCM: a) Inductor current b) DC link voltage [<i>Ch1</i> : 2A/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	151
7.30	FCCM: a) AC phase voltage b) DC voltage [<i>Ch1</i> : 20V/ <i>div</i> , <i>Ch2</i> : 20V/ <i>div</i> , <i>Ch3</i> : 20V/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	152
7.31	Resistive DCM: a) Inductor current b) DC link voltage [<i>Ch1</i> : 2A/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	152
7.32	Resistive DCM: a) AC phase voltage b) DC voltage [<i>Ch1</i> : 20V/ <i>div</i> , <i>Ch2</i> : 20V/ <i>div</i> , <i>Ch3</i> : 20V/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	152
7.33	Inductive DCM: a) Inductor current b) DC link voltage [<i>Ch1</i> : 2A/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	153
7.34	Inductive DCM: a) AC phase voltage b) DC voltage [<i>Ch1</i> : 50V/ <i>div</i> , <i>Ch2</i> : 0.5A/ <i>div</i> , <i>Ch3</i> : 50V/ <i>div</i> , <i>Ch4</i> : 50V/ <i>div</i>]	154
7.35	DC reference tracking a) DC voltage b) DC current	154
7.36	DC reference tracking a) AC voltage b) AC current	155
7.37	AC reference tracking a) AC voltage b) AC current	155
7.38	AC reference tracking a) DC voltage b) DC current	155
7.39	DC load variation at fixed AC load a) DC voltage b) DC current	156
7.40	DC load variation at fixed AC load a) AC voltage b) AC current	156

7.41	AC load variation at fixed DC load a) AC voltage b) AC current	157
7.42	AC load variation at fixed DC load a) DC voltage b) DC current	157
7.43	Efficiency of proposed converter	158
8.1	Evolution of Buck-Boost derived hybrid converter	163
8.2	Operating modes:Buck-Boost derived hybrid converter	164
8.3	Inductor current and voltage profile	165
8.4	DC gain of the converter for $m=1$	167
8.5	AC gain of the converter for duty cycle < 0.5	167
8.6	AC gain of the converter for duty cycle > 0.5	167
8.7	Equivalent circuit for BBDHC	169
8.8	Operating modes of BBDHC/MBBDHC	170
8.9	Modified Buck-Boost derived hybrid converter	171
8.10	Equivalent circuit for DC loop a) ST state b) NST state	172
8.11	Equivalent circuit for AC load	173
8.12	Control of proposed converter	174
8.13	Experimental setup for MBBDHC	180
8.14	CCM of BBDHC: a) AC voltage b) Capacitor voltage [<i>Ch1</i> : 10V/div, <i>Ch2</i> : 10V/div, <i>Ch3</i> : 10V/div, <i>Ch4</i> : 50V/div]	181
8.15	CCM of BBDHC: a) DC link voltage b) Inductor current [<i>Ch2</i> : 50V/div, <i>Ch3</i> : 5A/div]	181
8.16	DCM of BBDHC: a) AC voltage b) Capacitor voltage [<i>Ch1</i> : 10V/div, <i>Ch2</i> : 10V/div, <i>Ch3</i> : 10V/div, <i>Ch4</i> : 20V/div]	182
8.17	DCM of BBDHC: a) DC link voltage b) Inductor current [<i>Ch2</i> : 20V/div, <i>Ch3</i> : 2A/div]	182
8.18	FCCM of BBDHC: a) AC voltage b) Capacitor voltage [<i>Ch1</i> : 10V/div, <i>Ch2</i> : 10V/div, <i>Ch3</i> : 10V/div, <i>Ch4</i> : 20V/div]	183
8.19	FCCM of BBDHC: a) DC link voltage b) Inductor current [<i>Ch2</i> : 20V/div, <i>Ch3</i> : 2A/div]	183
8.20	Standalone AC: AC voltage [<i>Ch1</i> : 20V/div, <i>Ch2</i> : 20V/div, <i>Ch3</i> : 20V/div]	184
8.21	Standalone AC: a) DC link voltage b) Inductor Current [<i>Ch2</i> : 50V/div, <i>Ch3</i> : 5A/div]	184
8.22	Standalone DC: Voltage across capacitor <i>C</i> [<i>Ch4</i> : 50V/div]	184

8.23 Standalone DC: a) DC link voltage b) Inductor Current [<i>Ch2</i> : 50V/ <i>div</i> , <i>Ch3</i> : 5A/ <i>div</i>]	185
8.24 Behaviour under AC load change	186
8.25 Behaviour under AC voltage tracking	186
8.26 Behaviour under DC load change	187
8.27 Behaviour under DC voltage tracking	188